

Patent and Trademark Office

COMMISSIONER OF PATENTS AND TRADEMARKS Washington, D.C. 20231

AF	PPLICATION NO.	FILING DATE		FIRST NAMED INVE	NTOR	ATT	FORNEY DOCKET NO.	_
	09/314.4	93 05/18	/99 LI	N		P	PTLIN-9801	
Г				MM92/0426	٦	EXAMINER]
•	BO-IN LI					COLLINS.D		
		NDOLI DRIV IS HILLS CA				ART UNIT	PAPER NUMBER]
						2823	٠ با	64
						DATE MAILED:	04/26/00	(

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner of Patents and Trademarks

Office Action Summary

Application No. 09/3/4/493

LIN

miner

Deven M. Collins

Group Art Unit 2823



Responsive to communication(s) filed	$\frac{1}{2}$ on $\frac{2-7}{2}$	7-00
☐ This action is FINAL .		
in accordance with the practice unde	er <i>Ex parte Quayle</i> , 1935 C.D. 1	
s longer, from the mailing date of this c	communication. Failure to respor	month(s), or thirty days, whichever and within the period for response will cause the me may be obtained under the provisions of
Disposition of Claims Claim(s)	1-21	is/are pending in the application.
		is/are withdrawn from consideration.
☐ Claim(s)		is/are allowed.
Claim(s)	1-21	is/are rejected.
Claim(s)		is/are objected to.
☐ Claims	are	subject to restriction or election requirement.
	is/are objected to by filed on is y the Examiner. d to by the Examiner. claim for foreign priority under 35 the CERTIFIED copies of the priority (Series Code/Serial Number) age application from the Internation	the Examiner. approved disapproved. U.S.C. § 119(a)-(d). brity documents have been onal Bureau (PCT Rule 17.2(a)).
Attachment(s) Notice of References Cited, PTO- Information Disclosure Statement Interview Summary, PTO-413 Notice of Draftsperson's Patent D Notice of Informal Patent Application	892 :(s), PTO-1449, Paper No(s) Drawing Review, PTO-948	
5	SEE OFFICE ACTION ON THE FOLL	OWING PAGES

Serial Number: 09/314493 Page 2

Art Unit: 2823

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-6 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mok (5,703,753, dated 12/30/97) in view of Otsuka (5,949,142, dated 9/7/99) and Inoue (5,909,010, dated 6/1/99) and Lin (6,002,178, dated 12/14/99).

Mok shows the method as claimed in Figures 1-12 with corresponding text. Mok discloses a mounting assembly for a multiple chip module 13 or other circuit module, which includes a printed wiring board 11 having a surface including an array of board contacts 23, a thermally conductive base 15, a first substrate, a second substrate, conductors 21 connecting the interconnect structure 12, a connector between the board and the second substrate, a heat spreader assembly 14, and a fastener which fastens the thermally conductive base 15 to the board and to the heat spreader assembly 14.

However, Mok does not show a chip size package.

Serial Number: 09/314493 Page 3

Art Unit: 2823

Otsuka discloses a chip size package constituted by a chip 2 on which an integrated circuit is formed, and plated bumps 2a are formed at terminal portions of the integrated circuit, a flexible two-layered printed-circuit board 4 having interlevel conductive bumps 4c for electrically connecting metal patterns 4a formed on the two surfaces of the flexible board, and an anisotropic conductive film 6 for electrically connecting the plated bumps arranged on the chip.

Inoue discloses a CSP (Chip Size Package) including a semiconductor IC chip 5 having input/output terminals 71 along its edges. A small size substrate 1 has a smaller contour than the chip and has a plurality of metal terminals 24 arranged along the edges of its bottom, and a plurality of metal bumps 12 arranged on its top in a lattice configuration.

Lin discloses a chip size package (CSP) ready multiple chip module (MCM) board having a top surface and a bottom surface for mounting and packaging a plurality of integrated circuit (IC) chips on the top surface.

Thus it would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified Mok to include a chip size package because of reasonable expectation of achieving the specific result of reducing the production costs without degrading product reliability.

Response to Arguments

3. Applicant's amendment to claims 1-6 and addition of 7-21 are acknowledged.

Serial Number: 09/314493 Page 4

Art Unit: 2823

4. Applicant's arguments with respect to claims 1-21 have been considered but are moot in

view of the new ground(s) of rejection.

New references disclosing mounting have been added.

Conclusion

5. The prior art made of record and not relied upon is considered pertinent to applicant's

disclosure.

6. Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Examiner Deven M. Collins whose telephone number is (703) 305-7840.

The examiner can normally be reached on Monday-Friday from 6:30 AM to 3:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Wael M. Fahmy, can be reached on (703) 308-4918. The fax phone number for this

Group is (703) 305-3432.

Any inquiry of a general nature or relating to the status of this application or proceeding

should be directed to the Group receptionist whose telephone number is (703) 308-0956.

DMC

April 24, 2000

Kevin M. Picardist